Special Session on:

Special Session on On-Chip Parallel and Network-Based Systems (OCPNBS)

On-chip parallel and network-based system design to achieve functionality with low energy-speed product requires larger device count SoC design, multi block function design methodology, architectures and energy evaluation schemes. Such systems, which are emerging as the architecture of choice for future high performance processors, require high performance interconnects which are necessary to satisfy the data supply needs of all cores. This session is dedicated to research on on-chip communication technology, architecture, design methods and applications, bringing together scientists and engineers working on on-chip innovations from related research communities, including parallel computer architecture, networking, and embedded systems. Original papers describing new and previously unpublished results are solicited on all aspects of on-chip parallel and networked system technology. Topics of interest include, but are not limited to:

  • On-chip network architecture (topology, routing, arbitration, ...)
  • Network design for 3D stacked logic and memory
  • Processor allocation and scheduling in CMPs
  • Mapping of applications onto NoCs
  • NoC reliability issues
  • OS and compiler support for NoCs
  • Performance and power issues in NoCs
  • Metrics, benchmarks, and trace analysis for NoCs
  • Multi/many-core workload characterization and evaluation
  • Modeling and simulation of on-chip parallel and networked systems
  • Synthesis, verification, debug and test of SoCs
  • NoC support for memory and cache access
  • SoC and NoC design methodologies and tools
  • Network support for SoC quality of service
  • On-chip systems for FPGAs and structured ASICs
  • NoC support for CMP/MPSoCs
  • Floorplan-aware NoC architecture optimization
  • Application-specific NoC design
  • Networked SoC case studies
  • On-chip parallel programming models and tools
  • Reconfigurable SoCs and NoCs
  • Memory system design and optimizations for SoCs
  • Early reports on system prototypes details
  • SIMD parallel VLSI computing
  • I/O interconnects and support for SoCs
  • and other related topics

Important dates

Paper submission: 25th Aug. 2014, 1st Sept. 22nd Sept. 2014
Acceptance notification: 25th Oct. 2014 2nd Nov. 2014
Camera ready due: 20th Nov 2014
Registration due: 20th Nov. 2014
Conference: 4th - 6th Mar 2015



Programme Committee:

  • H. Asadi, Sharif University of Technology (IRAN)
  • F. Angiolini, iNoCS(Switzerland)
  • A. Baniasadi, University of Victoria (CANADA)
  • F. Bagci, University of Augsburg (GERMANY)
  • M. Bakhouya, Aalto university (FINLAND)
  • J. Bourgeois, University of France-Comte (FRANCE)
  • S. Evripidou, University of Cyprus (CYPRUS)
  • D. Goehringer, Uni­ver­si­ty of Bo­chum (GERMANY)
  • T. Hollstein, Tallinn University of Technology (ESTONIA)
  • M. Hübner , Uni­ver­si­ty of Bo­chum (GERMANY)
  • F. Khunjush, Shiraz University (IRAN)
  • A. khonsari, Tehran University (IRAN)
  • S. Koohi, Sharif University of Technology (IRAN)
  • S. Kumar, Jönköping University (SWEDEN)
  • S. Loucif, ALHOSN University (UAE)
  • P. Lotfi Kamran, IPM (IRAN)
  • F. Mehdipour, Kyushu University (JAPAN)
  • S. Meraji, University of Toronto (CANADA)
  • M. Modarressi, Tehran University (IRAN)
  • S. Mohammadi, Tehran University (IRAN)
  • A. Nayebi, IPM (IRAN)
  • C. Nicopoulus, University of Cyprus (CYPRUS)
  • M. Ould-khaoua, Sultan Qaboos University, (OMAN)
  • M. Palesi, University of Kore (ITALY)
  • K. Paul, IIT Delhi (INDIA)
  • L. Ramini, University of Ferrara (ITALY)
  • V. Rana, Politecnico di Milano (ITALY)
  • M. Radezki, Uni­ver­si­ty of Stuttgart(GERMANY)
  • F. Rivera , Universidad de Antioquia (COLOMBIA)
  • M. Sanchez, Universidad Complutense (SPAIN)
  • N. Tabrizi, Kettering University (USA)
  • W. Vanderbauwhede , University of Glasgow (UK)
  • H.R. Zarandi, Amirkabir University of Technology (IRAN)

Submission guidelines

Prospective authors should submit a full paper not exceeding 8 pages in the Conference proceedings format (double-column, 10pt) to the conference main track or to Special Sessions through the EasyChair conference submission system (http://www.easychair.org/conferences/?conf=pdp2015) with an indication of the main track or the name of the Special Session.

Double-bind review: the paper should not contain authors names and affiliations; in the reference list, references to the authors' own work entries should be substituted with the string "omitted for blind review”.


All accepted papers will be included in the same volume, published by the Conference Publishing Services (CPS). The Final Paper Preparation and Submission Instructions will be published after the notification of acceptance. Authors of accepted papers are expected to register and present their papers at the Conference. Conference proceedings will be submitted to IEEE explore, CSDL, and for indexing among others to DBLP, Scopus ScienceDirect, and ISI Web of Knowledge.

Selected high-quality papers from the session will be considered for Elsevier Journal of Computers & Electrical Engineering.


H. Sarbazi-Azad

Dept. of Comp. Eng.
Sharif Univ. of Tech.
Tehran, IRAN
e-mail: azad at ipm.ir
      azad at sharif.edu

N. Bagherzadeh

Department of EECS
Univ. of CA-Irvine
e-mail: nader at uci.edu

M. Daneshtalab

Dept. of IT
University of Turku
e-mail: masdan at utu.fi

M. Ebrahimi

Department of Electronic Systems
e-mail: mebr at kth.se